The compressed baryonic matter (CBM) experiment will investigate the quantum chromodynamics phase diagram at high net baryon densities and moderate temperatures. CBM timeof-flight (TOF) system is composed of super modules containing high-performance multigap resistive plate chambers (MRPCs). During the mass production, each super module assembled with MRPCs needs quality evaluation, which includes time measurement and data readout. Read out electronics encounter the challenge of reading data from a super module at a speed of about 6 Gb/s. In this paper, a read out method based on peripheral component interconnect express (PCIe) over optical fiber is proposed for CBM-TOF super module quality evaluation. The digitized data from super module will be concentrated at the front-end electronics and then be transmitted to a PCIe switch module (PSM) over optical fiber using PCIe protocol. The PSM is directly plugged into the motherboard via vertical edge card connector at the back-end data acquisition server. With this readout method, a high-speed transmission rate can be reached. Furthermore, a PSM can receive data from several super modules simultaneously, which is important to improve the evaluation efficiency. This readout method simplifies the architecture of readout electronics and supports long-distance transmission between front end and back end.
I. INTRODUCTION
T HE compressed baryonic matter (CBM) is one of the core projects of the future facility for antiproton and ion research in Darmstadt. It aims at investigating the quantum chromodynamics phase diagram at high net baryon densities and moderate temperatures using high-energy nucleus collisions. Time-of-flight (TOF) system, one of the detectors of the CBM experiment, is designed to identify hadrons. The CBM-TOF is composed of six kinds of super modules (M1-M6) containing high-performance multigap resistive plate chambers (MRPCs) [1] , as shown in Fig. 1 . During the mass production, the quality evaluation of super modules encounters the challenge of reading data from a super module at a speed of about 6 Gb/s [2] . Traditionally in high-energy experiments, data from front-end electronics (FEE) are collected in readout modules [3] - [5] , which are distributed in Versa Module Eurocard (VME) or peripheral component interconnect extensions for instrumentation (PXI) crates. And, each module transmits data to the crate controller through VME or PXI backplane. At end, the crate controller sends data to data acquisition (DAQ) system by Ethernet. However, limited by the bandwidth of the crate backplane, VME or PXI crate is not able to meet the requirement of about 6 Gb/s data rate for a CBM-TOF super module.
In this paper, a readout method based on peripheral component interconnect express (PCIe) over optical fiber is proposed for CBM-TOF super module quality evaluation. A PCIebased readout architecture is explained in Section II. The implementation of PCIe switch module (PSM) is described in Section III. A preliminary test result is shown in Section IV. Section V concludes this paper.
II. ARCHITECTURE OF READOUT ELECTRONICS

A. Front-End Electronics
During the mass production, for the quality control of super modules containing with MRPCs, a high density time-todigital converter (TDC) prototype with sandwich structure is 0018-9499 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. proposed by Zheng et al. [6] . The FEE contains a time-overthreshold (TOT) feeding board (TFB), ten TDC cards, a TDC readout motherboard (TRM), and a small form-factor pluggable (SFP) daughterboard. The structure of FEE is illustrated in Fig. 2 . Signals from MRPCs will be converted into digital signals and be output to FEE. 1) TFB: The TFB transfers 320-channel TOT signals from a super module to ten TDCs. And, the signals are distributed equally between ten TDCs. 2) TDC: Each of the ten TDCs receives 32-channel TOT signals. Data of time information that TDC resolves from TOT signals will be transmitted to TRM. 3) TRM: The TRM is responsible for collecting data from ten TDCs and sending them to SFP daughterboard. 4) SFP Daughterboard: The SFP daughterboard transmits data to back-end electronics via optical links.
B. Back-End Readout Electronics
To transmit data at such a high rate, a readout method based on PCIe over optical fiber is proposed in this paper. Fig. 3 explains the structure of this readout method.
A PCIe interface is implemented in the field programmable gate array (FPGA) on each TRM. The TRM utilizes this PCIe interface to transmit data over optical fiber to the back-end electronics. The PSM receives the data from TRM with SFP plus transceivers. The PSM is designed as a PCIe add-in card, so it is convenient to plug a PSM into the motherboard of a DAQ server. The PSM works like a transparent bridge of PCIe tree. It routes data from different TRMs, each of which corresponds to a super module, to the DAQ system through vertical edge card connector. And each TRM seems like a PCIe device to the DAQ server. A PSM support connecting to three TRM boards with PCIe generation 2 and two lanes for each TRM. When the PSM is plugged into the motherboard of DAQ server and three TRM is connected to it, three devices would appear in the operating system, each of the device is corresponding to a supper module. Thus, the software can read data from three supper modules at the same time.
Traditional cables limit the distance between FEE and backend electronics because long-distance transmission causes high-speed signal attenuation. The deployment of optical links in this method allows long-distance transmission and crates an electronic isolation between FEE and back-end electronics.
III. IMPLEMENTATION OF PSM
PSM is the most important part of this readout method. It is responsible for offering a high bandwidth between the FEE and the DAQ system. And, it works as a PCIe switch that connects multiple TRMs with a server of the DAQ system.
As shown in Fig. 4 , a PCIe system interconnect switch chip is used for PCIe packet switching. The PSM receives data from TRMs via optical fiber with SFP+ transceivers. To minimize the signal degradation effects such as crosstalk and intersymbol interference (ISI), PCIe repeaters are used in lanes between SFP+ transceivers and the PCIe system interconnect switch chip. As shown in Fig. 5 , the PSM is designed as a PCIe add-in card, so PCIe packets could be transferred to the motherboard of the DAQ server via vertical edge card connector. Extra PCIe lanes are provided with SFP+ for possible optical links from PSM to the DAQ system. Configuration file that the PCIe system interconnects switch chip need is provided by an electrically erasable programmable read-only memory (EEPROM). The PCIe switch chip can also be configured by software runs in the DAQ system. And, a PCIe socket is provided for the convenience of test.
A. PCIe Switch Chip
IDT's 89HPES24NT6AG2 is deployed as the PCIe switch chip. It is a 24-lane, six-port system interconnect switch optimized for PCIe Gen2 packet switching [7] . The integrated SerDes supports 5.0 GT/s Gen 2 operation. With a highperformance nonblocking switch architecture, it delivers up to 192 Gb/s of switching capacity. And, it supports up to six fully independent switch partitions. These characteristics offer a high-speed link between the TRM and the DAQ system. 
B. PCIe Repeater
Signals from the TRM may catch signal degradation effects such as crosstalk and ISI that relate to long-distance transmission. Thus, PCIe repeaters are implemented between the SFP+ transceivers and the switch chip. The equalization and deemphasis driver inside the repeater compensate the anticipated distortion that PCIe signals will experience [8] .
C. Clock Distribution
According to PCIe specification, the nominal single-ended swing for each reference clock is 0-0.7 V and a nominal frequency of 100 MHz ± 300 ppm [9] . A crystal-to-0.7 V differential high-speed current steering logic clock generator is used to provide global reference clock for 89HPES24NT6AG2. The switch chip has two differential global reference clock input pairs as well as six differential reference clock inputs used for local port clocking.
The global reference clock is provided to each SerDes quad and to an on-chip phase-locked loop (PLL). The on-chip PLL uses this clock to generate a 250-MHz core clock that is used by internal switch logic. The PLL within each SerDes quad generates a 5.0-GHz clock used by the SerDes analog portion and a 250-MHz clock used by the digital portion. Associated with each port is a port reference clock. With configuration, either global reference clock or port reference clock could be used to receive and transmit data by a port.
Considering that the root complex (RC) of the DAQ servers may use spread spectrum clocking technique, ports that connect RC should take the RC's reference clock as its Fig. 6 . Clock distribution architecture. Local reference clock is provided to each port. Reference clock from RC0 is provided to port 0, and reference clock from RC1 is provided to port 8. port reference clock. The other ports could just use global reference clock. As shown in Fig. 6 , the switch chip takes two differential clock pairs as global reference clock and delivers the clock to each port. Port 0 takes reference clock from RC0 via optical fiber, and a jitter attenuator is used to attenuate high-frequency random and deterministic jitter components. Port 1 takes reference clock from RC1 via vertical edge card connector.
D. Reset Signal
To fully implement PCIe over optical fiber, reset signal should be carefully handled. The key point is to transfer a pulse signal via optical fiber. As for an example of SFP, FTLF8528P3BxV has an input pin named transmitter disable that disables the transmitter and an output pin named loss of signal (LOS) that indicates the loss of signal. The TDS pin is used as the input of reset signal at one end of fiber, and the LOS pin is used as the output of reset signal at the other end of fiber. Thus, a reset signal could be transferred though fiber.
E. Configuration
The switch chip could be configured by EEPROM or by software through upstream PCIe lane. Connected with RC, port 0 and port 8 are set as upstream port with peer-to-peer bridge and direct memory access (DMA) function. The other ports are set as downstream port and are connected with endpoint. Ports could be configured to a single partition or multiple partitions. Fig. 7 gives a configuration scheme of multiple partitions.
IV. PRELIMINARY TEST
To evaluate the performance of PCIe transmission, a TRM is connected to the PSM, and the PSM is plugged into a personal computer (PC). A data generator is implemented in the TRM FPGA. It generates random data with cyclic redundancy checking. From the aspect of the central processing unit (CPU) in PC, the TRM is a normal peripheral device. With PCIe device driver, the TRM performs DMA data transmission. So data from the TRM are transmitted to the memory space of CPU. In the test, the intelligence property core of PICe interface in the TRM's FPGA is configured to one lane and two lanes, and max payload size is configured to 256 bytes. And, the DMA length in the PCIe driver is set from 128 to 4096 kilobyte. Test results are shown in Fig. 8 . Conclusion can be drawn from the results that the more the DMA length, the higher would be the transmission rate. With the increasing of DMA length, transmission rate rises rapidly at first, but then it rises slowly. With DMA length being 4096 kilobyte and PCIe transfer lane number being 2, transmission rate can reach up to 6.08 Gb/s. That means the requirements which are proposed in Section I are met.
V. CONCLUSION
The super module detector of CBM-TOF experiment is provided with high density of electronics channels and that brings the necessity for readout electronics with high-speed ability of data readout. Limited by the bandwidth of the crate backplane, traditional VME or PXI technique could not meet the requirement. In this paper, a readout method based on PCIe over optical fiber is proposed for CBM-TOF super module quality evaluation. With this readout method, the digitized time data from FEE are sent to a readout module, called PSM, via optical fiber with PCIe protocol. The PSM plays the role of a switch between the FEE and the DAQ servers.
Furthermore, besides the application of CBM-TOF super module quality evaluation, this readout method could be easily applied to other high-energy physical experiments that require high-speed data readout ability.
